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Abstract
Wepresent a novel ion trap fabricationmethod enabling the realization ofmultilayer ion traps scalable
to an in principle arbitrary number ofmetal-dielectric levels.We benchmark ourmethod by
fabricating amultilayer ion trapwith integrated three-dimensionalmicrowave circuitry.We
demonstrate ion trapping andmicrowave control of the hyperfine states of a laser cooled 9Be+ ion
held at a distance of 35 mm above the trap surface. Thismethod can be used to implement large-scale
ion trap arrays for scalable quantum information processing and quantum simulation.
1. Introduction
Trapped ions are not only one of themost promising platforms for the practical implementation of quantum
computing and quantum simulations, but also sensitive systems formeasuring very smallmagnetic and electric
fields. Typically, they are held in Paul or Penning traps at high vacuum, laser cooled close to absolute zero
temperature, and their internal states coupled to theirmotion can bemanipulatedwith highfidelity by either
laserfields [1, 2] ormicrowave radiation [3, 4]. However, scaling these elementary demonstrations to larger
systems remains a formidable technological challenge [5].
Surface-electrode ion traps [6] represent a strong candidate for the realization of a quantum charge-coupled
device [7, 8] for scaling quantum logic operations. Such an ion trap array could feature dedicated zones for
storing,manipulation and read-out, thus promising amodular hardware for quantum computation and
quantum simulation [9]. Conventionally, in surface-electrode ion traps all electrodes are built in a single plane
by standardmicrofabrication techniques [10]. First integration of key scalable elements into a single layer chip
such asmicro-optical components [11], nanophotonic waveguide devices [12] ormicrowave conductors
(MWC) [13] have been demonstrated. However, interconnecting separated components built in this system
imposes new challenges on trap designwhere signal lines have to be routed around other elements. Therefore,
the realization of a highly integrated large-scale ion trap device requires amore flexible approachwhere signal
routings can be distributed on vertically well-separated levels of interconnects.
Demonstrations ofmultilayer processes in ion traps so far are based on techniques borrowed from
microelectromechanical systems (MEMS) [14, 15] orCMOS [16, 17]; however the resulting trap structures are
limited to thin interconnect levels.Moreover, there is a need of a nearlymaterial-independent processing
capable of includingmost dielectric substrates and thickmetallization. For example, room temperature and
cryogenic operation each favor different dielectric substrates when it comes to high thermal conductivity and
low rf loss tangent. Thickmetallization, when combinedwith narrow gaps between neighboring electrodes,
allows for efficient shielding of the ion(s) from charges thatmight accumulate on top of exposed dielectrics in
between electrodes and affect the ion(s) in an uncontrolledway [18]. Thickmetallization can support strong
currents for integrated control elements based on static or oscillatingmagnetic field gradients [19, 20]. Thick
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minimize parasitic capacitances and crosstalk and reduce the risk of chip electrical breakdown. Any fabrication
process will have to complywith the specific requirements of an ion trap, such as amaterialmixwhich features
extremely lowmaterial outgassing and needs to be compatible with ultra-high vacuumoperation, lowdielectric
losses and non-magneticmetal surfaces.
Here we present a robust fabricationmethod, scalable to an in principle arbitrary number of planarized thick
metal-dielectric layers, enabling the realization of scalable ion trap devices. Themethod complies with the
stringent requirements of a scalable ion trapping array, allowing the fabrication of complex trap designs using
relatively forgiving fabrication techniques on nearly any type of substrate (sapphire, quartz, AlN, Si,K) and
insulating dielectrics such as polyimide, teflon or BCB. To demonstrate the approach, we fabricate and operate a
multilayer ion trap chipwith three-dimensional (3D)microwave circuitry towards the realization of highfidelity
muli-qubit gates [13]. A fabrication yield of above 80% is achieved, limited by the stringent geometric
requirements for the particular application of integrated near-fieldmicrowave control. For amore conventional
multilayer design yields exceeding 90% should be possible.
2. Fabricationmethods
Methods for building surface-electrode ion traps [10] or atom chips [21, 22] are typically based on standard
semiconductor processing. For the simplest case, inwhich allmetal electrodes are aligned in a single plane, a
generic fabricationworkflow consists of a three-step processing: wafer patterning, electrode formation and
electric insulation.Depending on the requirements onewill choose between differentmaterials and processing
methods at hand. Inwhat followswewill describe our own fabricationmethods to build single layer and
multilayermicrofabricated ion traps.
2.1. Single level processing (SLP)method
For the SLPmethod all steps are carried out on 3 inch diameter wafers in a fabrication line located at
Physikalisch-Technische Bundesanstalt, Braunschweig.We have fabricated similar structures to the ones
presented infigure 1 onAlN, sapphire, organic polymers and high resistivity (HiR)float zone Si wafers,
demonstrating the compatibility of themethodwith awide range of substrates suitable for ion trap technology.
Thefirst step duringwafer preparation involves the deposition of a Ti adhesion layer (15 nm thin) and anAu
seed layer (50 nm thin) on top of the substrate by resistive evaporation. Thefirst film acts as an adhesion
promoter between the substrate and the Au seed layer, and the second film serves as a starting conductive layer
for a later electrodeposition step.
Second, to define the trap geometry, a 25 μmthick positive or 16 μmthick negative resist is spin coated on
top of the Au seed layer and thewafer is exposed toUV light by contact lithography. A subsequent development
of the exposed resist results in open areas on the substrate which arefilled to a desired thickness by
electrodeposition of Au in a sulphite-based bath.
Figure 1.Gold structures with high aspect ratio supported on sapphire. (a)Au structures separated by gaps of about 2 mm with a high
aspect ratio of 5:1 (inset). (b)Pair of Au electrodes separated by a 0.8 mm gap, resulting in a gapwith an aspect ratio of 14:1. For both
SEMmicrographs shown in (a) and (b) the sample is tilted by 45°.
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Finally, after gold electroplating the resistmask is removed chemically and thewafer is cleaned under
oxygen-based plasma etching. Additionally, thewafer is exposed to afluorine-based plasma to further remove
possible resist debris. Immediately afterwards the seedAu layer is removed via Ar etching and theTi layer
removed by afluorine-based plasma etching.
Thismethod allows the fabrication of gold structures with high aspect ratios as exemplified infigure 1. Gold
structures with awidth as narrow as 5 mm and gap separation as narrow as 2 mm are shown infigure 1(a).
Another example is depicted in figure 1(b) consisting of a pair of gold electrodes separated by a gapwith an
aspect ratio of 14:1. One additional advantage of themethod is that after dry etching of the Au/Ti bilayer the
resulting trap surfaces have a superior finishing quality compared to the commonly usedwet etching.
2.2.Multilevel processing (MLP)method
In this section aMLPmethod is presented, which combines techniques borrowed fromMEMS and Integrated
Circuits processing. Themethod is also compatible with other common substrates used for ion trap technology
such as silicon, sapphire, borosilicate glass and quartz.
To demonstrate the simplicity and robustness of ourmethodwe have fabricated an ion trapwith integrated
3Dmicrowave circuitry. It comprises a lower interconnect level L1 and an upper electrode level L2. An additional
vertical interconnect accessV1, called via, allowsmicrowave signals to be transmitted between levels. Amore
detailed description of themicrowave and quantum logic aspects of the trap design and the corresponding
characterizationwill be covered elsewhere [26].
Themethod presented heremainly consists of six processing steps: (a)wafer preparation, (b)metallization of
lower level L1, (c)metallization of viaV1, (d) removal of seed layer, (e) deposition and planarization of dielectric
layerD1 and (f)metallization of upper level L2. A schematics of the fabrication flow is given infigure 2.
The supportingmaterial is a 3 inch siliconwaferwithHiR ( 1 10 cm4s > ´ W ). On top of it and as shown in
figure 2(a), a 2 μmthickfilm of Si3N4 is deposited by physical enhanced chemical vapor deposition. This
dielectric filmmay improve trap operation by avoiding detrimental diffussion of Au into silicon and increasing
theflashover voltage as demonstrated in [23]. Thereafter, a 10 nm thin layer of Ti and a 50 nm thin layer of Au
are thermally evaporated on top of Si3N4.
To build the lower level L1 on top of Si3N4/Si, a negative resist is spin coated and patterned viaUV
lithography.Once the negative resist is developed to form a resistmold, gold electrodes are grown (4 mm ) by
electroplating as depicted infigure 2(b). After electroplating is completed, the resistmask is stripped and the
wafer cleaned under plasma etching.
Figure 2. Schematics of themultilevel processing flow. (a)Awafer is coatedwith an SiNfilm and a conductive Au/Ti bilayer.
(b)A lower level (L1) is formed via electroplating. (c)AviaV1 is electroplated on top of L1. (d)Dry etching of Au/Ti bilayer film.
(e)Apolymer is spin coated over both L1 andV1 and subsequently planarized byCMP. (f)A secondmetallization L2 repeating steps
(a), (b) and (d) on a planarized dielectric surface. Exposed dielectric between electrodes in L2 is removed by plasma etching down to the
top surface of the Si3N4 layer.
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For themetallization of the viaV1 we repeat the photolithography and electroplating steps presented in (b)
but this time on top of L1 by using a thick ( 12 mm> ) developed negative resist as a platingmold. Electroplated
VIAS grownup to 10 mm on top of L1 are depicted infigure 2(c) after stripping the negative resistmask and
plasma cleaning of thewafer.
To remove the Au seed layer and the Ti adhesion layer we use the last dry etching step from the SLPmethod.
This step allows a controllable etch of Au andTi of 50 nmmin−1 and 10 nmmin−1 respectively, resulting in a
minimal change of the surface quality on top of both L1 andV1 surfaces. The electrically isolated elements onV1
and L1 are schematically illustrated infigure 2(d).
Polyimide (PI 2600 series, HDMicroSystemsTM) is then spin coated on top of L1 andV1 (figure 2(e)). After
thermal curing, excessmaterial is present on top of the underlying structures L1 andV1. The imprinted dielectric
topography is globally planarized through a chemical-mechanical polishing step, which is stopped at the top of
V1 or close to it. To assure electrical contact betweenV1 and the subsequent level L2 a global or local etch-back
process is performed. In the case of a local etch-back, this requires an additional photolithography step. In that
case, the resulting resistmask covers the PI film everywhere except on defined zones on top of theV1 area. After
performing afluorine-based plasma etch, the remainingmaterial on top ofV1 is completely removed.
To define the topmetal layer the SLPmethod is again employed but this time on top of the planarized
polymer surface (figure 2(f)). Once the plating has been completed (5 mm ) and the resistmold removed, the
remaining polymer film between gaps underneath and between the electrodes in L2 is etched down to the Si3N4
layer by afluorine-based plasma to hide possible patch potentials built on the exposed insulator.
3. Fabrication outcome and trap operation
Herewe briefly present the design and characterization of a trapwith 3DMWC integrated into amicrofabricated
ion trap using theMLPmethod. Themicrowave circuitry is embedded to implement quantum logic operations
using near-fieldmicrowaves [13, 20, 24, 25]. The specific design is discussed elsewhere in detail [26] and here
only described as one ofmany scenarios that benefits from themultilayer technology.
In the upper level (L2) the trap includes twoRF electrodes and tenDC electrodes to confine the ions to a local
minimum (x0, z0), see figure 3(a). Amicrowave signal (white arrows) of frequency 1GHz can be applied on a 3D
microwavemeander (MWM) conductor between two contact points labeled as ‘F’ and ‘G’, thus generating an
oscillatingmagnetic near-field gradient ‘B’ in the xz-radial planewith a localminimumat (x1, z1). The three
apparent independentMWC indicated by thewhite arrows are indeed part of a single 3DMWMconnected to L1
byVIAS and routed over L1 as indicated infigure 3. A central part of a diced trap chip (5 mm 5 mm´ )
fabricated using theMLPmethod is presented infigure 3(a). There are also two additionalMWC surrounding
the central DC electrodes, inwhich an oscillating current (black arrows) can be applied to produce an oscillating
Bfield.
Figure 3. SEMmicrograph of the central part of a trap chip fabricated using theMLPmethod.White and black arrows are drawn on
top of themicrowave conductors as a guide for the eye. (a)Uppermetal level L2 of the trap chip inwhich black lines correspond to
electrode gaps of about 5 mm . (b)Part of a cleaved chip showing a cross-sectionmainly on the xy-plane around position ‘G’.
(c)Similar to (b)butwith a close-up corresponding toposition ‘F’ in (a). Ions are trapped at d 35 mm= above thepositionmarked as ‘X’.
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A cleaved chip revealing a cross-section view of themetal-dielectric stack around position ‘F’ and position
‘G’ is shown infigures 3(b) and (c), respectively. The ion trap (RF andDCelectrodes) aswell as the uppermost
part of theMWMconductor are entirely located in L2, whereas themicrowave signals and the ground plane are
routed between L1 and L2 throughVIAS inV1 (not visible in themicrograph but behindD1 infigures 2(b) and
(c)). Any remaining non-planarity is due to imperfections in the etch-back process and independent of the
number ofmetal-dielectric layers implemented. It can bemademuch smaller than 1 mm , which again is small
compared to the typical ion-to-electrode distance.
Removing bothAu andTifilms bymeans of dry etching has improved the trap surface quality. For a similar
chip as the one here presented an rms roughness R 8.3 0.5 nmrms =  is obtained by atomic-forcemicroscopy
over an area of 25 m 25 mm m´ . This represents a two-order ofmagnitude improvement when compared to a
wet etching process using aqua regia [27]. These nearlymirror-like surfaces are relevant since there is a reduction
of stray light scattered in the direction perpendicular to the trap surface during resonance fluorescence imaging
for ion state detection. Also an ion trapwithminimal surface roughnessmight be less prone to anomalous
motional heating at cryogenic temperatures [28].
The diced trap chip is glued onto a copper block andwirebonded to a customprinted circuit board for
filtering and signal routing. Thewhole assembly is installed in a vacuum system at a pressure better than
1×10−11 mbar and connected to an in-vacuum coaxial resonator similar to the one used in [29]. For ion
loadingwe employ a laser ablation scheme [27] and subsequent two-photon ionization using 235 nm light [30].
Single 9Be+ ions are loaded at 35 mm above the upper surface of L2 around the position ‘X’ (seefigure 3(a)).
For anRFdrive frequencyof 2 176.5 MHzRF pW = ´ with amplitudeV 100 VRF = and suppliedDCvoltages
rangingwithin 25 V , wemeasure secular trap frequencies of , , 2 4.02, 5.23, 8.59 MHzz LF HFw w w p=( ) · ( ) . To
determine the trap frequencieswe apply anoscillating tickle voltage tooneof theDCelectrodes and scan the
frequency [31].Once the tickle drive is resonantwith a secular frequency, themotionof the ion is excited and the ion
fluorescencedrops (figure 4(a)).
Finallywe employ the integratedMWCtomanipulate the internal state of the ion. Figure 4(b) showsRabi
oscillations on thequbit transition F m F m1, 1 2, 1F F= = + ñ « = = + ñ∣ ∣ [27]of the electronic ground state
2S1/2 of a single
9Be+ ion at an externalmagneticfieldof B 22.3 mT0 =∣ ∣ whenapplying amicrowave current of
frequency 1 082.55 MHz0w  to oneof theMWCconductors.Here,F is referring to the total angularmomentum
F andmF the quantumnumber of its projectionon B0. The state readout is carriedout via ionfluorescencedetection
on the closed-cycling transition S F m P m m, 2, 2 , 3 2, 3 2F J I1 2 3 2= = ñ  = + = + ñ∣ ∣ , combinedwith
suitablemicrowave transfer pulses [27].
4. Conclusion and outlook
Wehave presented a novelmultilayermethod for fabricating scalable surface-electrode ion traps. Theflexibility
and robustness of themethod allows to benchmark the integration of 3Dmicrowave circuitry into amultilayer
Figure 4. Secular frequencies andmicrowave qubit transition. (a)Motional frequencymeasurements using theDC ticklemethod. The
(red) solid lines showLorentzianfits to the data. The left axis corresponds to the photonaverage counts after afluoresencedetection of
1.3 ms. (b)Rabifloppingon the qubit transitionusing amicrowave conductor embedded in the trapdriving the F m1, 1F= = + ñ «∣
F m2, 1F= = + ñ∣ [27] transition.
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ion trap. Furthermore, we have demonstrated successful trapping of 9Be+ and basic qubitmanipulation by
applyingmicrowave oscillating currents on one of the conductors.
TheMLPmethod presented here can in principle be extended to a nearly arbitrary number of layers to
complywith the stringent needs of scaling surface-electrode ion traps.Moreover, themethod permits the
integration of 3D and planarized features with high aspect ratio. This technique opens new routes towards the
realization ofmore complex and powerful ion trap devices.
In contrast to a typical CMOS situationwhere the ‘device’ is fabricated on top of the substrate, with
interconnect layers on top of the device, in our case the ‘device’ is the top electrode layer which is controlling the
ion(s), whereas the layers closer to the substrate are used as interconnects. In the future, these lower
interconnectsmay be combinedwith through-wafer VIAS to achieve contacting of the ion trap chip from the
back-side, eliminating the need of wirebonds and likely obstruction of laser beams. Through-wafer slots for
back-side ion loading can also be produced in the sameway. These same techniques could be applied to realize
so-called analog quantum simulators in ion trap arrays [32–34], possibly with integrated control [35].Moreover,
such an approachmay enable the embedding of complex integrated components such as trench capacitors
[36, 37], low-loss integratedwaveguides [38]; or the realization ofmore elaborate devices including reliable ion-
transport junctions [39, 40], increased optical access [17] ormanipulation of scalable arrays of two-dimensional
trapped ion systems [33, 34].
TheMLPmethod can also be used to extendmultilayer ‘atom chips’ [22, 41, 42] or to fabricate scalable
hybrid atom-ion traps [43, 44] for quantummany-body physics experiments and quantum sensingwith neutral
atoms. In this context the thickmetal conductors can support substantial currents required formagnetic
trapping and the planarization together with the demonstratedminimized surface roughness allows the
implementation ofmirror-like surfaces and transfer coatings for integratedmagneto-optical traps.
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